# **VEDDS** technologies

### Vennsa OnPoint™

**Beyond Debug** 

Confidential and proprietary Vennsa Technologies, Inc. © 2011

### **Vennsa Technologies**

- First EDA Company Dedicated to Debug Automation
  - Spin-off from University of Toronto (2004), Incorporated 2006
  - World leaders in debugging
    - 15+ years research, 50+ publications (IEEE, ACM)
    - 5 pending patents
- Funding
  - Funded by private investors and special investments from the governments of Ontario and Canada (OCE, NRC, SRED)
- Team
  - Management: Dr. Veneris, Dr. Safarpour, Lavi Lev (ex Cadence VP)
  - Advisors: Experienced EDA and semiconductor executives
  - Sales and Support: EDA veterans in US and Japan: 50+ years
  - Technical: 10+ engineers


### **Debug Without OnPoint**

### • How is debugging done today?

- Trace signals through waveform viewers and source code viewers
- Navigation, exploration tools
- Debugging tools and environments help
  - Verdi, Debussy : dedicated debug/navigation tools
  - Questa, Incisive, DVE : have built-in debug features
  - JasperGold, 0-in, Magellan, IFV : helpful debug features for formal
- OnPoint is a drastically different breed of tool. Let's see how...

# **Debug Without OnPoint**

With traditional debugging you need to trace signals based on values:



# **Debug Without OnPoint**

 In other words, a tree of source code must be analyzed during debug

Bug

# **Debug With OnPoint**

 OnPoint does the analysis and identifies which RTL lines of code can fix the problem without any tracing

Suspect

Bug


Suspect

© 2010 Vennsa Technologies, Confidential and proprietary

Suspect

### **Debug Pain: Root cause analysis**

Root cause analysis is manual and time consuming



OnPoint automates most of the tedious debugging tasks




Save hours/days per bug Weeks/Months in design

### **Hidden Problem in debug**

- OnPoint output all candidate bugs as suspect
- User can see all and judge which is the bug to be fixed



### Vennsa *OnPoint*




### Vennsa *OnPoint*

- OnPoint Diagnoses every failure automatically
  - Suspects are returned to user
- Suspects provide *insight* into failures
  - Providing powerful Signatures
  - More information than error messages

Suspects are used for root cause analysis

- RTL constructs: *statements, expressions, signals, etc.*
- Locations where design can change to fix bug
- Suspects include time and fix value

## **Example: OnPoint suspects**



### **Advantage of OnPoint**

- Reduce total debug time
   30%~50% reduction of debugging time
- Enable to fix the bug which should be fixed actually

### **Start Filter Function**

- Find the most start point of root cause suspect
  - Can check forward, not backward
  - top down analysis --- debug effectively
- Good for system-level debugging
  - reduce debugging process
  - easy to find the bug which should be fixed actually in the system level view

### **Start Filter Function**

Vennsa OnPoint - ethernet-fsdb.vennsawork												
<u>F</u> ile	<u>V</u> iew <u>D</u> iagnose	<u>T</u> ools <u>R</u> esults Helį	p View mode: Lir	nited Schematic	- *	2	$\triangleright$		n			Vennsa technologies
Tree	Search Filelist	S	ource Cone Schem	atic Cone/Source							🔄 💶 🔎 🛶 Sig Inst ethreg	l
Modu	les	Instances 📤										<b>(</b>
⊳	ALWAYS_133	i441										4
Þ	ALWAYS_134	i442										
⊳	ALWAYS_135	i443										
⊳	eth_maccontrol	maccontrol1										
	eth_macstatus	macstatus1	_		i34							1400
	eth_miim		wb_adr_j 💽 — — — — — — —	, <u>i30</u>	-i>o*					_i37	Addread 40 buf_73 tom	i430 Np_ub_ack_p
	eth_registers	ethreg1	мв_сус.j [] <sup>s</sup>	₩ <u></u>	1144				Γ	╧		np_ub_orr_a tomp_ub_dat_a_i a _
	▷ □ Ports (370		wb_wc_i					a1 i36			eth_registers mux_32_72	ub_cik_i temp_ub_err_0_ktg ub_rrt_i buf_32
	▷ _ Nets (119		reduce_or_3	i50i31	.0 i33	i3 	ر	40 AN	_ <u>_</u>			ALWAYS_14
	D - Primitives	i707	reduce_or_4	BUF AND	·비 AND	A	ND					
	ALWAYS_30 ALWAYS_31	i707										
	▷ ALWATS_51 ▷ ALWAYS_32	i708										
	ALWAYS_33	i710										
	ALWAYS_34	i711										
	ALWAYS_35	i712 🗨										
Console Suspects												
Tar	get Assertion:		Target Debug Inst	ance:		_						Sort Suspects By:
	mode: 🔍 tree	I flat 0+ Stars	- Sync tree	Details Hints	Wavefor	m						rank -
☆☆☆ Statement "#		"temp_wb_dat_o_reg	File: rtl/eth_reg	isters v	Suspect Filter							
★☆☆ Statement		"assign temp_wb_dat	Line(s): 373							· · · · · · · · · · · · · · · · · · ·		
*	☆☆ Statement	"assign MAC_ADDR0	Module: eth_registers							Manual -		
Show hidden suspects				instances								
				Name: eth_regi Type: Statemer		ssign_2	25_MA	AC_AD	DR0	_wr		signals
												÷ /

### **Start Filter Function**

Vennsa OnPoint - ethernet-fsdb.vennsawork									
<u>F</u> ile <u>V</u> iew <u>D</u> iagnose <u>T</u> ools <u>R</u> esults Help View mode: Limited Schematic - <u></u> <b>* 2 &gt; a 1</b>	Vennsa technologies								
Tree Search Filelist Source Cone Schematic Cone/Source 🔄 🖬 🔎 Sig Inst ethreg1									
Modules Instances	<b>(</b>								
▶ ALWAYS_133 i441									
▷ ALWAYS_134 i442									
▷ ALWAYS_135 i443									
▷ eth_maccontrol maccontrol1									
the eth_macstatus macstatus macstatus and the second s	45 <sup>-6,72</sup> 1-673								
▷ eth_miim miim1									
$ \begin{array}{c} \searrow \Rightarrow $									
▷ < ALWAYS_30									
▷ ALWAYS_32 i709									
ALWAYS_33 i710									
▷ ALWAYS_34 i711									
ALWAYS_35 i712									
Console Suspects									
Target Assertion: Target Debug Instance:	Sort Suspects By:								
View mode:	rank -								
★★★ Statement "temp_wb_dat_o_reg <=#Tp temp_wb_da	Suspect Filter								
$\Rightarrow \Rightarrow \Rightarrow$ Statement "assign temp_wb_dat_o = (( RegCs) & ~w   Linc(a): 373	Manual -								
Statement assign MAC_ADDH0_WF = Write & MAC									
Show hidden suspects	✓ instances								
Name:         eth_registers/assign_25_MAC_ADDR0_With           Type:         Statement	✓ signals								
	<b>4</b> /								


## **Debug Scopes**

High level debug: DV engineers

- find general bug area
- identify best engineer to look at it


Mid level debug: DV & Design engineers - understand cause of bug - find proximity of source

Low level debug: Design engineers - understand exact source of bug - determine how to make the fix



#### Time

# **Debug Pain: Triage**



# **Binning example**


Two different bug sources, one error point




Two different error points, same bug source



# **Triage with OnPoint**



## **Verification and Debug Flow**



# **OnPoint Applications**

OnPoint accelerates debug in the following application domains.

#### RTL Debug Root cause analysis of RTL designs

Assertion Debug Root cause analysis of assertion failures

assertion tailures

Failure Triage Binning of failures based on root cause

OnPoint

X Propagation Find source of X in RTL or netlist designs

or netlist designs

Netlist Debug Root cause analysis of gate level netlists

gate level netlists


Formal Verification Debug of formal counter examples

counter examples


# **Support Plan**

- Integration with current debugger tool
  - Verdi --- supported
  - other debugger tools
- I/F with system level language
  - Bluespec --- supported soon
  - other system level language developed by EDA vendors
- Integration with IP
  - design IP, verification IP, checker
- Integration with specific verification environment
  - integration with scoreboard
- Supects in Testbench

### **Integration with Verdi**



### **I/F with Bluespec**




### **Vennsa Technologies**

# Thank you


### For more information and evaluation license contact: info@vennsa.com

America San Jose, CA 408-400-3708 Headquarters Toronto, ON 416-829-0091

### **Example: OnPoint suspects**




### **Example: Fix values for suspect**



### **Comparison with Verdi**

- In Verdi there are "advanced" debug features
- Can do "Behavioral Analysis" and select "Trace this Value"
- Will show in the temporal view where the value is assigned



### **Comparison with Verdi**

- Verdi simply traces the value back as far as it can
  - Based on value propagation

•

- Verdi cannot reason about "how to fix bug" and cannot trace differences in values and across functions
- OnPoint, in comparison, can determine the paths that can fix the failure
- For example, changing the select line of a mux to pick from another input
  - This bug would be missed by Verdi, but found with OnPoint automatically

